JPH0145162Y2 - - Google Patents
Info
- Publication number
- JPH0145162Y2 JPH0145162Y2 JP1984078211U JP7821184U JPH0145162Y2 JP H0145162 Y2 JPH0145162 Y2 JP H0145162Y2 JP 1984078211 U JP1984078211 U JP 1984078211U JP 7821184 U JP7821184 U JP 7821184U JP H0145162 Y2 JPH0145162 Y2 JP H0145162Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- mos
- input
- conductance
- section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7821184U JPS60189136U (ja) | 1984-05-28 | 1984-05-28 | ラツチ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7821184U JPS60189136U (ja) | 1984-05-28 | 1984-05-28 | ラツチ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60189136U JPS60189136U (ja) | 1985-12-14 |
JPH0145162Y2 true JPH0145162Y2 (en]) | 1989-12-27 |
Family
ID=30621986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7821184U Granted JPS60189136U (ja) | 1984-05-28 | 1984-05-28 | ラツチ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60189136U (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5879328A (ja) * | 1981-11-04 | 1983-05-13 | Mitsubishi Electric Corp | マスタ・スレ−ブ形ラツチ回路 |
-
1984
- 1984-05-28 JP JP7821184U patent/JPS60189136U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60189136U (ja) | 1985-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3984703A (en) | CMOS Schmitt trigger | |
US4760279A (en) | Noise cancelling circuit | |
US4176289A (en) | Driving circuit for integrated circuit semiconductor memory | |
US4794283A (en) | Edge sensitive level translating and rereferencing CMOS circuitry | |
GB1589414A (en) | Fet driver circuits | |
EP0405319B1 (en) | Delay circuit having stable delay time | |
US4129794A (en) | Electrical integrated circuit chips | |
JPS61283092A (ja) | リセツトあるいはセツト付記憶回路を有した半導体集積回路 | |
JPH0142167B2 (en]) | ||
US4594688A (en) | Power supply circuit for flip-flop memory | |
JP2968826B2 (ja) | カレントミラー型増幅回路及びその駆動方法 | |
US4596939A (en) | Schmitt trigger input gate having delayed feedback for pulse width discrimination | |
JPH0145162Y2 (en]) | ||
US4406956A (en) | FET Circuit for converting TTL to FET logic levels | |
US4837463A (en) | Three-state complementary field effect integrated circuit | |
JPS5936427A (ja) | 出力回路 | |
JPS63169118A (ja) | 雑音除去回路 | |
JPH06216727A (ja) | 遅延時間可変論理回路 | |
JP2776643B2 (ja) | クロック駆動回路 | |
JPS61214817A (ja) | Cmos集積回路 | |
JPH04239810A (ja) | 単相スタティックラッチ回路 | |
JP2504079B2 (ja) | 電圧検出回路 | |
JPH0411131B2 (en]) | ||
JPS6342747Y2 (en]) | ||
JPH10322193A (ja) | 論理ゲート回路 |